arXivDaily arXiv每日学术速递 周一至周五更新
北美退伍军人节(Veterans Day),12 日无更新
arXiv 1509.00548astro-ph.IM
收藏

切伦科夫望远镜阵第一台大型望远镜光电倍增管读出系统的研制

Development of the photomultiplier tube readout system for the first Large-Sized Telescope of the Cherenkov Telescope Array

Shu Masuda, Yusuke Konno, Juan Abel Barrio, Oscar Blanch Bigas, Carlos Delgado, Lluís Freixas Coromina, Shuichi Gunji, Daniela Hadasch, Kenichiro Hatanaka, Masa… 展开作者

Shu Masuda, Yusuke Konno, Juan Abel Barrio, Oscar Blanch Bigas, Carlos Delgado, Lluís Freixas Coromina, Shuichi Gunji, Daniela Hadasch, Kenichiro Hatanaka, Masahiro Ikeno, Jose Maria Illa Laguna, Yusuke Inome, Kazuma Ishio, Hideaki Katagiri, Hidetoshi Kubo, Gustavo Martínez, Daniel Mazin, Daisuke Nakajima, Takeshi Nakamori, Hideyuki Ohoka, Riccardo Paoletti, Stefan Ritt, Andrea Rugliancich, Takayuki Saito, Karl-Heinz Sulanke, Junki Takeda, Manobu Tanaka, Shunsuke Tanigawa, Luis Ángel Tejedor, Masahiro Teshima, Yugo Tsuchiya, Tomohisa Uchida, Tokonatsu Yamamoto, the LST team

摘要:

切伦科夫望远镜阵列(Cherenkov Telescope Array,CTA)是下一代地基甚高能量伽马射线天文台。CTA的大型望远镜(LST)瞄准20 GeV - 1 TeV伽马射线,并在焦平面相机中安装了1855个光电倍增管(PMT)。使用23 m镜面天线,夜空背景(NSB)速率达到每像素数百MHz。为了记录具有最小NSB污染的伽马射线簇射的干净图像,需要对信号波形进行快速采样,使得信号积分时间可以与切伦科夫闪光持续时间一样短(几ns)。我们已经开发了一个读出板,采样波形的七个PMT每板在GHz的速率。由于GHz FADC具有高功耗,导致大量散热,因此我们采用了模拟存储器ASIC“DRS 4”。该采样器每个通道有1024个电容,可以以GHz速率对波形进行采样。采用4096个电容级联一个芯片的四个通道,获得更深的采样深度。在板上的夹层中生成触发后,电容器阵列中存储的波形随后通过低速(33 MHz)ADC进行数字化,并通过基于FPGA的千兆以太网传输到数据采集系统。实现了低功耗(每通道2.64 W)和高速采样(带宽为$>$ 300 MHz)。此外,为了增加读出的动态范围,我们采用了两个增益系统,实现从0.2到2000个光电子的总数。我们完成了第一个LST的电路板设计,并开始批量生产。正在通过一系列质量控制(QC)测试检查生产的板的性能。我们报告读出板规格和QC结果。

英文摘要:

The Cherenkov Telescope Array (CTA) is the next generation ground-based very high energy gamma-ray observatory. The Large-Sized Telescope (LST) of CTA targets 20 GeV -- 1 TeV gamma rays and has 1855 photomultiplier tubes (PMTs) installed in the focal plane camera. With the 23 m mirror dish, the night sky background (NSB) rate amounts to several hundreds MHz per pixel. In order to record clean images of gamma-ray showers with minimal NSB contamination, a fast sampling of the signal waveform is required so that the signal integration time can be as short as the Cherenkov light flash duration (a few ns). We have developed a readout board which samples waveforms of seven PMTs per board at a GHz rate. Since a GHz FADC has a high power consumption, leading to large heat dissipation, we adopted the analog memory ASIC "DRS4". The sampler has 1024 capacitors per channel and can sample the waveform at a GHz rate. Four channels of a chip are cascaded to obtain deeper sampling depth with 4096 capacitors. After a trigger is generated in a mezzanine on the board, the waveform stored in the capacitor array is subsequently digitized with a low speed (33 MHz) ADC and transferred via the FPGA-based Gigabit Ethernet to a data acquisition system. Both a low power consumption (2.64 W per channel) and high speed sampling with a bandwidth of $>$300 MHz have been achieved. In addition, in order to increase the dynamic range of the readout we adopted a two gain system achieving from 0.2 up to 2000 photoelectrons in total. We finalized the board design for the first LST and proceeded to mass production. Performance of produced boards are being checked with a series of quality control (QC) tests. We report the readout board specifications and QC results.

机构、总结、中文摘要均由AI分析而来,可能存在错误,请以论文正文为准。

↑