arXivDaily arXiv每日学术速递 周一至周五更新
arXiv 2301.09609eess.SP
收藏

宽带高动态范围ADC硬件原型

A Hardware Prototype of Wideband High-Dynamic Range ADC

Satish Mulleti, Eliya Reznitskiy, Shlomi Savariego, Moshe Namer, Nimrod Glazer, Yonina C. Eldar

摘要:

模数转换器(ADC)的关键参数是采样率和动态范围。ADC的功耗和成本与采样速率成正比;因此,需要尽可能保持低采样速率。ADC的动态范围也起着重要作用,理想情况下,它应该大于信号的动态范围;否则,信号将被削波。为了避免削波,可以在采样之前使用模折叠,然后使用展开算法来恢复真实信号。在本文中,我们提出了一个模的硬件原型,可用于采样前,以避免削波。我们的模硬件操作之前的采样机制,可以折叠更高频率的信号相比,现有的硬件。我们提出了一个详细的硬件设计,并解决在实施过程中出现的关键问题。在应用方面,我们展示了超出ADC动态范围的有限创新率信号的重构。我们的系统以低于信号奈奎斯特速率六倍的速率运行,并且可以容纳比ADC动态范围大八倍的信号。

英文摘要:

Key parameters of analog-to-digital converters (ADCs) are their sampling rate and dynamic range. Power consumption and cost of an ADC are directly proportional to the sampling rate; hence, it is desirable to keep it as low as possible. The dynamic range of an ADC also plays an important role, and ideally, it should be greater than the signal's; otherwise, the signal will be clipped. To avoid clipping, modulo folding can be used before sampling, followed by an unfolding algorithm to recover the true signal. In this paper, we present a modulo hardware prototype that can be used before sampling to avoid clipping. Our modulo hardware operates prior to the sampling mechanism and can fold higher frequency signals compared to existing hardware. We present a detailed design of the hardware and also address key issues that arise during implementation. In terms of applications, we show the reconstruction of finite-rate-of-innovation signals which are beyond the dynamic range of the ADC. Our system operates at six times below the Nyquist rate of the signal and can accommodate eight-times larger signals than the ADC's dynamic range.

机构、总结、中文摘要均由AI分析而来,可能存在错误,请以论文正文为准。

↑