VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction
机构 * City University of Hong Kong(香港城市大学) ; Southeast University(东南大学)
专题命中 知识编辑与模型理解 :LLM(title);large language model(abstract);language model(abstract);分类 cs.AI