首页/论文/2004.14984

arXiv 2004.149842020-04physics.ins-dethep-ex

Precise Tracking of Cosmic Muons using Time over Threshold property of NINO ASICs

Sridhar Tripathy, Subhendu Das, Jaydeep Datta, Nayana Majumdar, Supratik Mukhopadhyay

备注：: 7 pages, 12 figures, modifications in different sections

英文摘要：

This work reports a cost-effective, simple front-end readout and DAQ of a RPC-based muon scattering tomography system under construction. The Time-over-threshold property of NINO ASICs has been exploited to achieve precise tracking by extraction of position information. The use of a low-cost FPGA for event selection and TOT measurement has been demonstrated for a prototype RPC which has been triggered by a cosmic ray hodoscope of three plastic scintillators. The relation between input pulse width and TOT has been established by analyzing the waveforms of the RPC signals. The TOT profile at different working voltages has been obtained by the FPGA and it has been fitted with the Gaussian distribution. Its standard deviation represents an estimate of the tracking precision.

机构、总结、中文摘要均由AI分析而来，可能存在错误，请以论文正文为准。

阅读原文

阅读 PDF ↗

arXiv 页面 ↗HTML 原文 ↗

本文内容

英文摘要相关论文

机构、总结、中文摘要均由AI分析而来，可能存在错误，请以论文正文为准。

继续探索

相关论文

Prototype Front-end ASIC for Silicon-strip Detectors of J-PARC Muon g-2/EDM Experiment

We report on the development of a front-end ASIC for silicon-strip detectors of the J-PARC Muon g-2/EDM experiment. This experiment aims to measure the muon anomalous magnetic moment and electric dipole moment precisely to explore new physics beyond the Standard Model. Since the time and momentum of positrons from muon decay are key information in the experiment, a fast response with high granularity is demanded to silicon-strip detectors as the positron tracker. The readout ASIC is thus required to tolerate a high hit rate of 1.4 MHz per strip and to have deep memory for the period of 40 us w…

2019-01-29hep-exphysics.ins-det

Characterization of a Serializer ASIC chip for the upgrade of the ATLAS muon detector

We report on the design of a serializer ASIC to be used in the ATLAS forward muon detector for trigger data transmission. We discuss the performance of a prototype chip covering power dissipation, latency and stable operating line rate. Tests show that the serializer is capable of running at least at 5.76 Gbps with a bit error ratio below 1x10^{-15}, and a power consumption of 200 mW running at 4.8 Gbps. The latency between the start of loading 30 bits into the serializer to the transmission of the first bit from the serializer is measured to be about 6 ns.

2015-09-21hep-exphysics.ins-det

用于J-PARC缪子$g-2$/EDM实验的SliT ASIC质量保证测试

The quality assurance test of the SliT ASIC for the J-PARC muon $g-2$/EDM experiment

针对J-PARC缪子$g-2$/EDM实验，研究开发并实施SliT128D裸片质量保证测试，验证其良率可满足整台硅条探测器建造需求。

2024-01-22hep-exphysics.ins-det

Mass Production of a Trigger Data Serializer ASIC for the Upgrade of the Muon Spectrometer at the ATLAS Experiment

The Trigger Data Serializer (TDS) is a custom ASIC designed for the upgrade of the innermost station of the endcap ATLAS Muon Spectrometer. It is a mixed-signal chip with two working modes that can handle up to 128 detector channels. A total of 6,000 TDS ASICs have been produced for detector operation. This paper discusses a custom automatic test platform we developed to provide quality control of the TDS ASICs. We introduce the design, test procedures, and results obtained from this TDS testing platform.

2019-04-18physics.ins-det

A Novel Readout Scheme for Muon Tomography Application in Material Identification

This work reports a cost-effective, multi-parameter readout and data-acquisition system for a muon scattering tomography system based on Resistive Plate Chambers (RPCs). Initial test measurements with a prototype Resistive Plate Chamber were performed using a low-cost FPGA coupled to the NINO ASIC for the event selection and handling data. The Time over-Threshold (TOT) property of NINO ASICs has been used to achieve better position information and achieve precise tracking capability. In our test setup, we try to build an imaging setup using a single RPC and lead block, which covers some areas …

2022-05-31physics.ins-det

Design of a Trigger Data Serializer ASIC for the Upgrade of the ATLAS Forward Muon Spectrometer

The small-strip Thin Gap Chamber (sTGC) will be used for both triggering and precision tracking purposes in the upgrade of the ATLAS forward muon spectrometer. Both sTGC pad and strip detectors are readout by a Trigger Data Serializer (TDS) ASIC in the trigger path. This ASIC has two operation modes to prepare trigger data from pad and strip detectors respectively. The pad mode (pad-TDS) collects the firing status for up to 104 pads from one detector layer and transmits the data at 4.8 Gbps to the pad trigger extractor every 25 ns. The pad trigger extractor collects pad-TDS data from eight det…

2017-07-18physics.ins-det

更多相关论文收起更多论文

A detector-emulation method for realistic readout-electronics tests. A case study of VMM3a ASIC for sTGC detector

A detector emulator method has been developed. It allows for testing any readout electronics with realistic detector-like signals under controlled conditions, beyond the limits of any experiment based on radiation sources. It can substitute for expensive test-beam campaigns, or predict their results. The detector emulator is a powerful tool for the engineering of detector concepts, with its capability to reproduce any detector signal feature to test the electronics response. Here, the method is applied to the case of the VMM3a ASIC tested with sTGC detector emulated signals. Measurements of ch…

2022-02-06hep-exphysics.ins-det

配备新型快速读出 ASIC 的小直径 μ 子漂移管室在高本底计数率下的性能

Performance of small-diameter muon drift tube chambers with new fast readout ASIC at high background rates

面向未来高本底强子对撞机，本文研制 65 nm CMOS 快速前端芯片并结合 FPGA 自触发读出，测试表明 sMDT 在 1 MHz 下空间分辨率提升达 100 μm。

2024-07-03hep-exphysics.ins-det

A Programmable Time Alignment Scheme for Detector Signals from the Upgraded muon Spectrometer at the ATLAS Experiment

We present a programmable time alignment scheme used in an ASIC for the ATLAS forward muon trigger development. The scheme utilizes regenerated clocks with programmable phases to compensate for the timing offsets introduced by different detector trace lengths. Each ASIC used in the design has 104 input channels with delay compensation circuitry providing steps of ~ 3 ns and a full range of 25 ns for each channel. Detailed implementation of the scheme including majority logic to suppress single-event effects is presented. The scheme is flexible and fully synthesizable. The approach is adaptable…

2017-08-07physics.ins-det

Development of a time-to-digital converter ASIC for the upgrade of the ATLAS Monitored Drift Tube detector

The upgrade of the ATLAS muon spectrometer for high-luminosity LHC requires new trigger and readout electronics for the various elements of the detector. We present the design of a time-to-digital converter (TDC) ASIC prototype for the ATLAS Monitored Drift Tube (MDT) detector. The chip was fabricated in a GlobalFoundries 130 nm CMOS technology. Studies indicate that its timing and power consumption characteristics meet the design specifications, with a timing bin variation of 40 ps for all 48 channels with a power consumption of about 6.5 mW per channel.

2017-08-11physics.ins-det

基于FPGA的数据采集系统用于μ子散射断层成像

FPGA-Based Data Acquisition System for Muon Scattering Tomography

Saha Institute of Nuclear Physics（萨哈核物理研究所）；Homi Bhabha National Institute（霍米·巴巴国立研究所）；Stony Brook University（石溪大学）

本文提出了一种多通道数据采集系统，用于μ子散射断层成像中的跟踪，具备直接采集LVDS信号、500MHz采样频率和可扩展性，通过RPC原型测试验证其在非破坏性评估中的有效性。

2026-04-16hep-exphysics.ins-det

FPGA Implementation of a Fixed Latency Scheme in a Signal Packet Router for the Upgrade of ATLAS Forward Muon Trigger Electronics

We propose a new fixed latency scheme for Xilinx gigabit transceivers that will be used in the upgrade of the ATLAS forward muon spectrometer at the Large Hadron Collider. The fixed latency scheme is implemented in a 4.8 Gbps link between a frontend data serializer ASIC and a packet router. To achieve fixed latency, we use IO delay and dedicated carry in resources in a Xilinx FPGA, while minimally relying on the embedded features of the FPGA transceivers. The scheme is protocol independent and can be adapted to FPGA from other vendors with similar resources. This paper presents a detailed impl…

2015-09-21hep-exphysics.ins-det

RPC application in muography and specific developments

Muography is an imaging technique for large and dense structures as volcanoes or nuclear reactors using atmospheric muons. We applied this technique to the observation of the Puy de Dôme, a volcano 2 km wide close to Clermont-Ferrand, France. The detection is performed with a 1m$\times$1m$\times$1.80m telescope made of 4 layers of single gap glass-RPCs operated in avalanche mode. The 1 cm$^2$ pad readout uses the Hardroc2 ASICs. The three data taking campaigns over the last three years showed that a RPC detector can be operated in-situ with good performances. Further developments to decrease t…

2016-06-28astro-ph.IMhep-exphysics.ins-det

像素数据实时处理作为HL-LHC升级及未来发展的下一步

Pixel data real time processing as a next step for HL-LHC upgrades and beyond

本文针对高亮度LHC探测器升级，开发了基于查找表的像素径迹重建与隔离算法，实现了40 MHz实时触发处理，显著提升了电子触发性能，并探讨了通过前端ASIC和嵌入式AI克服触发延迟的方案。

2024-03-25hep-exphysics.ins-det