arXivDaily arXiv每日学术速递 周一至周五更新
arXiv 2003.10300eess.IVcs.AReess.SP
收藏

A 75kb SRAM in 65nm CMOS for In-Memory Computing Based Neuromorphic Image Denoising

Sumon Kumar Bose, Vivek Mohan, Arindam Basu

英文摘要:

This paper presents an in-memory computing (IMC) architecture for image denoising. The proposed SRAM based in-memory processing framework works in tandem with approximate computing on a binary image generated from neuromorphic vision sensors. Implemented in TSMC 65nm process, the proposed architecture enables approximately 2000X energy savings (approximately 222X from IMC) compared to a digital implementation when tested with the video recordings from a DAVIS sensor and achieves a peak throughput of 1.25-1.66 frames/us.

机构、总结、中文摘要均由AI分析而来,可能存在错误,请以论文正文为准。

↑