基于Zynq的实时系统（包括双千兆以太网）的经济高效的能源监控
Cost-effective Energy Monitoring of a Zynq-based Real-time System including dual Gigabit Ethernet
摘要：
已经在CPU驱动的片上系统（SoC）中建立的细粒度功率管理特征的持续集成使得传统的现场可编程门阵列（FPGA）和最近的混合可编程SoC（pSoC）能够达到更能量敏感的应用领域（例如，汽车和机器人）。通过将固定功能的多核SoC与灵活、可配置的FPGA结构相结合，后者可用于实现异构实时系统（RTS），这些系统通常实现具有高计算和通信（I/O）密度的复杂专用架构。它们的工作负载、当前活动的省电特性以及功耗的动态变化要求在所有相关供电轨上进行精确的电压和电流检测，以便能够可靠地评估各种电源管理技术。在本文中，我们提出了一个低成本的18通道16位分辨率测量（子）系统，能够200 kSPS（千采样每秒）的仪器目前的pSoC开发板。为此，我们将同时采样模数转换器（ADC）和模拟电压/电流检测电路与Cortex M7微控制器结合起来，并使用SD卡进行存储。此外，我们建议将以太网PHY等关键I/O组件纳入电源监控，以全面了解RTS的时间行为，不仅涵盖FPGA和CPU上的计算，还包括通信，例如，传感器值的接收和致动信号的发送。我们提出了一个与两个千兆以太网PHY和一个HDMI输入相结合的测量系统的FMC大小的实现。搭配Xilinx的ZC 702开发板，我们能够同步采集Zynq pSoC和两个PHY的电源轨迹，精确到足以识别单个以太网帧。
英文摘要：
The ongoing integration of fine-grained power management features already established in CPU-driven Systems-on-Chip (SoCs) enables both traditional Field Programmable Gate Arrays (FPGAs) and, more recently, hybrid Programmable SoCs (pSoCs) to reach more energy-sensitive application domains (such as, e.g., automotive and robotics). By combining a fixed-function multi-core SoC with flexible, configurable FPGA fabric, the latter can be used to realize heterogeneous Real-time Systems (RTSs) commonly implementing complex application-specific architectures with high computation and communication (I/O) densities. Their dynamic changes in workload, currently active power saving features and thus power consumption require precise voltage and current sensing on all relevant supply rails to enable dependable evaluation of the various power management techniques. In this paper, we propose a low-cost 18-channel 16-bit-resolution measurement (sub-)system capable of 200 kSPS (kilo-samples per second) for instrumentation of current pSoC development boards. To this end, we join simultaneously sampling analog-to-digital converters (ADCs) and analog voltage/current sensing circuitry with a Cortex M7 microcontroller using an SD card for storage. In addition, we propose to include crucial I/O components such as Ethernet PHYs into the power monitoring to gain a holistic view on the RTS's temporal behavior covering not only computation on FPGA and CPUs, but also communication in terms of, e.g., reception of sensor values and transmission of actuation signals. We present an FMC-sized implementation of our measurement system combined with two Gigabit Ethernet PHYs and one HDMI input. Paired with Xilinx' ZC702 development board, we are able to synchronously acquire power traces of a Zynq pSoC and the two PHYs precise enough to identify individual Ethernet frames.
机构、总结、中文摘要均由AI分析而来，可能存在错误，请以论文正文为准。
