arXivDaily arXiv每日学术速递 周一至周五更新
arXiv周末暂无论文更新,休息一下吧,周末愉快~~
arXiv 1403.4331physics.ins-dethep-ex
收藏

基于全网格ATCA的通用数据处理板原型性能研究

Prototype performance studies of a Full Mesh ATCA-based General Purpose Data Processing Board

Yasuyuki Okumura, Jamieson Olsen, Tiehui Ted Liu, Hang Yin

摘要:

大型强子对撞机的高亮度条件对潜在的硅基轨道触发系统提出了许多独特的挑战。其中一个主要挑战是数据格式化,来自数千个硅模块的命中必须首先共享并组织到重叠的eta-phi触发塔中。节点之间的通信需要高带宽、低延迟和灵活的实时数据共享,全网状背板是一种自然的解决方案。定制的高级电信计算架构数据处理板的设计目标是创建一个可扩展的架构,具有丰富的灵活、无阻塞、高带宽板对板通信通道,同时保持设计尽可能简单。我们已经进行了第一次原型板测试,我们在设计原型系统的第一次尝试已被证明是成功的。利用我们通过设计、构建和测试原型板系统获得的经验,我们正处于下一代板的最后阶段,该板将用于ATLAS Level-2 Fast TracKer作为数据格式化程序,以及CMS Level-1跟踪触发器研发,用于早期技术演示。

英文摘要:

High luminosity conditions at the LHC pose many unique challenges for potential silicon based track trigger systems. One of the major challenges is data formatting, where hits from thousands of silicon modules must first be shared and organized into overlapping eta-phi trigger towers. Communication between nodes requires high bandwidth, low latency, and flexible real time data sharing, for which a full mesh backplane is a natural solution. A custom Advanced Telecommunications Computing Architecture data processing board is designed with the goal of creating a scalable architecture abundant in flexible, non-blocking, high bandwidth board to board communication channels while keeping the design as simple as possible. We have performed the first prototype board testing and our first attempt at designing the prototype system has proven to be successful. Leveraging the experience we gained through designing, building and testing the prototype board system we are in the final stages of laying out the next generation board, which will be used in the ATLAS Level-2 Fast TracKer as Data Formatter, as well as in the CMS Level-1 tracking trigger R&D for early technical demonstrations.

机构、总结、中文摘要均由AI分析而来,可能存在错误,请以论文正文为准。

↑