arXivDaily arXiv每日学术速递 周一至周五更新
arXiv physics/0111142physics.acc-ph
收藏

基于VME的SNS定时和RTDL系统的EPICS软件开发

EPICS Software Development for SNS VME-based Timing and RTDL System

Johnny Tang

摘要:

散斑中子源(SNS)定时和实时数据链(RTDL)系统正在布鲁克海文国家实验室(BNL)、洛斯阿拉莫斯国家实验室(LANL)和其他SNS合作实验室[1]设计和开发。基于VME的SNS定时系统由锁相环(PLL)、主定时系统、分配系统和定时系统接收器模块(V124 S)组成,锁相环(PLL)用于生成120 Hz电力线锁定时钟,主定时系统包括多达4个16事件输入模块(V101)和定时系统编码器模块(V123 S),分配系统用于所有设备位置。基于VME的SNS RTDL系统包括一个编码器模块(V105)、多达10个8输入模块(V206)和一个RTDL接收器模块。对定时和RTDL主VME板的EPICS [2]软件支持由BNL开发,而SNS实用模块的软件和硬件由LANL承担。该软件目前正在SNS合作实验室进行beta测试。本文介绍了该软件的设计与实现。

英文摘要:

The Spallation Neutron Source (SNS) timing and Real Time Data Link (RTDL) systems are being designed and developed at Brookhaven National Laboratory (BNL), Los Alamos National Laboratory (LANL) and other SNS collaborating labs [1]. The VME-based SNS timing system is comprised of a phase locked loop (PLL) to generate a 120 Hz power line locked clock, a master timing system including up to 4 16-event input modules (V101) and a timing system encoder module (V123S), distribution system to all equipment locations, and a timing system receiver module (V124S). The VME-based SNS RTDL system includes an encoder module (V105), up to 10 8-inputs modules (V206) and an RTDL receiver module. The EPICS [2] software support for the timing and RTDL master VME boards has been developed at BNL while the software and hardware of the SNS utility module are undertaken at LANL. The software is currently under the beta test at the SNS collaborating labs. This paper describes the design and the implementation of the software.

机构、总结、中文摘要均由AI分析而来,可能存在错误,请以论文正文为准。

↑