arXivDaily arXiv每日学术速递 周一至周五更新
arXiv周末暂无论文更新,休息一下吧,周末愉快~~

硅光子平台中的免校准光子存储器

Calibration-Free Photonic Memory in a Silicon Photonics Platform

Ankur Singh, Akhilesh Jaiswal

arXiv 2610.00748首次发表:更新:

发表机构

University of Wisconsin–Madison(威斯康星大学麦迪逊分校)

机构由 AI 辅助整理,请以论文原文为准。

AI 中文总结

提出一种基于非谐振可变光衰减器的免校准光子存储位单元,通过电光反馈维持状态,实现低能耗写入与长时保持,占用面积147.92×219.93平方微米。

AI 中文摘要

我们提出了一种基于GlobalFoundries 45SPCLO平台中非谐振可变光衰减器的免校准光子存储位单元。该单元通过电光反馈维持互补电学状态,无需腔谐振对准。字线控制的衰减器通过差分光位线实现选择性写入,而光读出共享保持输入和输出分路器,避免了额外的读出衰减器或独立激光源。电路仿真表明,使用峰值功率为2 mW的10皮秒光脉冲可进行写入。只要提供光和电功率,该单元就能保持数据,每个逻辑状态的保持时间仿真为5秒。评估的转换消耗增量写入能量为0.562皮焦,包括电路电能和激光器在20%墙插效率下的贡献。位单元布局占用147.92×219.93平方微米。

英文摘要

We propose a calibration-free photonic memory bitcell based on nonresonant variable optical attenuators in the GlobalFoundries 45SPCLO platform. The cell maintains complementary electrical states through electro-optical feedback without cavity-resonance alignment. Wordline-controlled attenuators enable selective writing through differential optical bitlines, while optical readout shares the holding input and output splitters, avoiding additional read attenuators or a separate laser source. Circuit simulations demonstrate writing with $10~\mathrm{ps}$ optical pulses at $2~\mathrm{mW}$ peak power. The cell retains data as long as optical and electrical power are supplied, with retention simulated for $5~\mathrm{s}$ per logic state. The evaluated transition consumes an incremental write energy of $0.562~\mathrm{pJ}$, including circuit electrical energy and the laser contribution at 20\% wall-plug efficiency. The bitcell layout occupies $147.92\times219.93~μ\mathrm{m}^{2}$.

Comments9 Pages, 4 Figures

论文原文

arXiv 摘要页 · PDF 原文 · HTML 原文

↑