arXivDaily arXiv每日学术速递 周一至周五更新
arXiv周末暂无论文更新,休息一下吧,周末愉快~~
arXiv 2302.01302cs.NEcs.ARcs.ETcs.LG

利用纳米级器件随机性的二进制脉冲神经网络贝叶斯推断

Bayesian Inference on Binary Spiking Networks Leveraging Nanoscale Device Stochasticity

King's College London(伦敦国王学院)

Prabodh Katti, Nicolas Skatchkovsky, Osvaldo Simeone, Bipin Rajendran, Bashir M. Al-Hashimi

AI总结:

针对传统贝叶斯神经网络硬件实现资源消耗大的问题,提出基于相变存储器的二进制突触BNN硬件架构,通过独立权重与噪声平面利用器件固有随机性采样,性能与8位定点方案相当且核心晶体管数省9倍以上。

摘要:

贝叶斯神经网络(Bayesian Neural Networks, BNNs)能够克服传统频率学派深度神经网络普遍存在的过度自信问题,因此被视为实现可靠AI系统的关键支撑技术。然而,传统的BNNs硬件实现资源消耗巨大,需要配置随机数生成器来完成突触采样。纳米级忆阻器件在编程和读取操作过程中存在固有随机性,可直接用于采样,无需额外硬件资源。本文提出了一种基于相变存储器(Phase Change Memory, PCM)的二进制突触BNNs新型硬件实现方案。该架构包含独立的权重平面和噪声平面,其中PCM单元分别被配置和操作用于表示权重标称值,以及生成采样所需的噪声。基于实验观测到的PCM噪声特性,在乳腺癌数据集(Breast Cancer Dataset)分类这一示例性任务中,我们实现的硬件精度和期望校准误差与8位定点(FxP8)实现方案相当,预计核心区域晶体管数量可节省超过9倍。

英文摘要:

Bayesian Neural Networks (BNNs) can overcome the problem of overconfidence that plagues traditional frequentist deep neural networks, and are hence considered to be a key enabler for reliable AI systems. However, conventional hardware realizations of BNNs are resource intensive, requiring the implementation of random number generators for synaptic sampling. Owing to their inherent stochasticity during programming and read operations, nanoscale memristive devices can be directly leveraged for sampling, without the need for additional hardware resources. In this paper, we introduce a novel Phase Change Memory (PCM)-based hardware implementation for BNNs with binary synapses. The proposed architecture consists of separate weight and noise planes, in which PCM cells are configured and operated to represent the nominal values of weights and to generate the required noise for sampling, respectively. Using experimentally observed PCM noise characteristics, for the exemplary Breast Cancer Dataset classification problem, we obtain hardware accuracy and expected calibration error matching that of an 8-bit fixed-point (FxP8) implementation, with projected savings of over 9$\times$ in terms of core area transistor count.

机构、总结、中文摘要均由AI分析而来,可能存在错误,请以论文正文为准。

↑