arXivDaily arXiv每日学术速递 周一至周五更新
arXiv 2302.01252quant-ph
收藏

速度极限下用于快速量子计算的并行驱动

Parallel Driving for Fast Quantum Computing Under Speed Limits

Evan McKinney, Chao Zhou, Mingkang Xia, Michael Hatridge, Alex K. Jones

AI总结:

本文提出协同设计方法选择最佳驱动参数比率,并采用并行驱动同时驱动调制器和量子比特,以提升2Q基础门能力并吸收1Q驱动时间,平均缩短电路持续时间17.84%,降低随机2Q门非保真度10.5%。

摘要:

提高量子电路保真度需要高效的指令集,以避免退相干引起的错误。双量子比特(2Q)硬件基础门的选择取决于量子调制器的本征哈密顿量相互作用以及所施加的控制驱动。在本文中,我们提出了一种协同设计方法,以选择最佳的驱动参数比率,从而为特定调制器确定最佳基础门。这需要考虑门的理论计算能力以及给定调制器驱动参数时该门的实际速度极限。实际速度极限源于耦合器在施加一个或多个泵浦时对强驱动的容忍度,某些组合可能比其他组合产生更高的整体速度极限。此外,由于这种2Q基础门通常连续多次应用,其间穿插直接施加于量子比特的1Q门,因此1Q门的速度可能成为量子电路的限速因素。我们提出了一种并行驱动方法,同时驱动调制器和量子比特,从而赋予2Q基础门更丰富的能力,在某些情况下,这种1Q驱动时间可以完全吸收到2Q操作中。这使得2Q门持续时间越来越短,同时减轻了某些量子系统中显著的额外开销来源。平均而言,与最佳基础2Q门$\sqrt{\texttt{iSWAP}}$相比,该方法可将电路持续时间缩短17.84%,并将随机2Q门的非保真度降低10.5%。

英文摘要:

Increasing quantum circuit fidelity requires an efficient instruction set to avoid errors from decoherence. The choice of a two-qubit (2Q) hardware basis gate depends on a quantum modulator's native Hamiltonian interactions and applied control drives. In this paper, we propose a collaborative design approach to select the best ratio of drive parameters that determine the best basis gate for a particular modulator. This requires considering the theoretical computing power of the gate along with the practical speed limit of that gate, given the modulator drive parameters. The practical speed limit arises from the couplers' tolerance for strong driving when one or more pumps is applied, for which some combinations can result in higher overall speed limits than others. Moreover, as this 2Q basis gate is typically applied multiple times in succession, interleaved by 1Q gates applied directly to the qubits, the speed of the 1Q gates can become a limiting factor for the quantum circuit. We propose a parallel-drive approach that drives the modulator and qubits simultaneously, allowing a richer capability of the 2Q basis gate and in some cases for this 1Q drive time to be absorbed entirely into the 2Q operation. This allows increasingly short duration 2Q gates while mitigating a significant source of overhead in some quantum systems. On average, this approach can decrease circuit duration by 17.84% and decrease infidelity for random 2Q gates by 10.5% compared to the best basic 2Q gate, $\sqrt{\texttt{iSWAP}}$.

机构、总结、中文摘要均由AI分析而来,可能存在错误,请以论文正文为准。

↑