arXivDaily arXiv每日学术速递 周一至周五更新
北美退伍军人节(Veterans Day),12 日无更新
arXiv 2109.01808cond-mat.supr-con
收藏

超导Nb柔性电缆上的5毫微微焦耳/位等离子体数据链路

Isochronous Data Link Across a Superconducting Nb Flex Cable with 5 femtojoules per Bit

Haitao Dai, Corey Kegerreis, Deepal Wehella Gamage, Jonathan Egan, Max Nielsen, Yuan Chen, David Tuckerman, Sherman E. Peek, Bhargav Yelamanchili, Michael Hamil… 展开作者

Haitao Dai, Corey Kegerreis, Deepal Wehella Gamage, Jonathan Egan, Max Nielsen, Yuan Chen, David Tuckerman, Sherman E. Peek, Bhargav Yelamanchili, Michael Hamilton, Rabindra Das, Anna Herr, Quentin Herr

摘要:

互连特性使超导数字电路能够构建大型、高性能、高功率效率的数字系统。我们报告一个板对板通信数据链,这是一个关键的技术组成部分,尚未得到解决。RQL电路的超导谐振时钟/电源网络实现了芯片上和芯片间的同步通信。数据链路被扩展到板对板通信,使用等幅通信,其中板之间存在公共频率,但相对相位未知。我们的链路在接收器处使用过采样和可配置延迟来同步到本地时钟相位。一个单比特的isoprene数据链路已被证明通过传输线在芯片上,并在一个多芯片模块(MCM)通过一个超导磁带之间的驱动器和接收器与可变相位偏移。测量结果表明,该器件功能正常,3.6 GHz时的时钟裕度为3 dB,4.2 K时为5 fJ/bit。

英文摘要:

Interconnect properties position superconducting digital circuits to build large, high performance, power efficient digital systems. We report a board-to-board communication data link, which is a critical technological component that has not yet been addressed. Synchronous communication on chip and between chips mounted on a common board is enabled by the superconducting resonant clock/power network for RQL circuits. The data link is extended to board-to-board communication using isochronous communication, where there is a common frequency between boards but the relative phase is unknown. Our link uses over-sampling and configurable delay at the receiver to synchronize to the local clock phase. A single-bit isochronous data link has been demonstrated on-chip through a transmission line, and on a multi-chip module (MCM) through a superconducting tape between driver and receiver with variable phase offset. Measured results demonstrated correct functionality with a clock margin of 3 dB at 3.6 GHz, and with 5 fJ/bit at 4.2 K.

机构、总结、中文摘要均由AI分析而来,可能存在错误,请以论文正文为准。

↑