arXivDaily arXiv每日学术速递 周一至周五更新
arXiv 2102.07511cs.LGcs.ARcs.DC
收藏

GradPIM: A Practical Processing-in-DRAM Architecture for Gradient Descent

Seoul National University(首尔国立大学);Samsung Electronics(三星电子);Yonsei University(延世大学)

Heesu Kim, Hanmin Park, Taehyun Kim, Kwanheum Cho, Eojin Lee, Soojung Ryu, Hyuk-Jae Lee, Kiyoung Choi, Jinho Lee

英文摘要:

In this paper, we present GradPIM, a processing-in-memory architecture which accelerates parameter updates of deep neural networks training. As one of processing-in-memory techniques that could be realized in the near future, we propose an incremental, simple architectural design that does not invade the existing memory protocol. Extending DDR4 SDRAM to utilize bank-group parallelism makes our operation designs in processing-in-memory (PIM) module efficient in terms of hardware cost and performance. Our experimental results show that the proposed architecture can improve the performance of DNN training and greatly reduce memory bandwidth requirement while posing only a minimal amount of overhead to the protocol and DRAM area.

机构、总结、中文摘要均由AI分析而来,可能存在错误,请以论文正文为准。

↑