arXivDaily arXiv每日学术速递 周一至周五更新
arXiv 2011.09819cs.ITcs.ARmath.IT
收藏

Hardware Implementation of Fano Decoder for Polarization-adjusted Convolutional (PAC) Codes

Amir Mozammel

英文摘要:

This brief proposes a hardware implementation architecture for Fano decoding of polarization-adjusted convolutional (PAC) codes. This architecture uses a novel branch metric unit specific to PAC codes. The proposed decoder is tested on FPGA, and its performance is evaluated on ASIC using TSMC 28 nm 0.72 V library. The decoder can be clocked at 500 MHz and reach an average information throughput of 38 Mb/s at 3.5 dB signal-to-noise ratio for a block length of 128 and a code rate of 1/2.

机构、总结、中文摘要均由AI分析而来,可能存在错误,请以论文正文为准。

↑