arXivDaily arXiv每日学术速递 周一至周五更新
arXiv周末暂无论文更新,休息一下吧,周末愉快~~
arXiv 1808.00481cs.DCcs.DS
收藏

实现大型共享寄存器的空间复杂度

Space Complexity of Implementing Large Shared Registers

Yuanhao Wei

摘要:

我们证明了两个新的空间下界的问题,实现一个大的共享寄存器使用较小的物理共享寄存器。我们关注的情况下,实现和物理寄存器都是单写器,这意味着他们可以同时访问多个读者,但只有一个作家。为了加强我们的下限,我们让物理寄存器是原子的,我们只要求实现的寄存器是规则的。此外,下限适用于无障碍实现,这意味着它们也适用于无锁和无等待实现。如果$m$是大寄存器可表示的数值,$b$是每个物理寄存器可表示的数值,则我们的第一个下限表示任何具有不可见读取器的无障碍实现至少需要$\lceil \frac{m-1}{b-1} \rceil$物理寄存器。如果读取器从不写入共享寄存器,则它被认为是不可见的。这个下界对于不可见读者的情况是紧的。我们还证明了一个$\lceil \min(\frac{m-1}{b-1}, r+\frac{\log{m}}{\log{b}}) \rceil$空间下界的一般情况下,其中包括可见和不可见的读者。在此界限中,$r$表示读取器的数量。

英文摘要:

We prove two new space lower bounds for the problem of implementing a large shared register using smaller physical shared registers. We focus on the case where both the implemented and physical registers are single-writer, which means they can be accessed concurrently by multiple readers but only by a single writer. To strengthen our lower bounds, we let the physical registers be atomic and we only require the implemented register to be regular. Furthermore, the lower bounds hold for obstruction-free implementations, which means they also hold for lock-free and wait-free implementations. If $m$ is the number values representable by the large register and $b$ is the number of values representable by each physical register, our first lower bound says that any obstruction-free implementation that has an invisible reader requires at least $\lceil \frac{m-1}{b-1} \rceil$ physical registers. A reader is considered invisible if it never writes to shared registers. This lower bound is tight for the invisible reader case. We also prove a $\lceil \min(\frac{m-1}{b-1}, r+\frac{\log{m}}{\log{b}}) \rceil$ space lower bound for the general case, which covers both visible and invisible readers. In this bound, $r$ represents the number of readers.

机构、总结、中文摘要均由AI分析而来,可能存在错误,请以论文正文为准。

↑