arXiv 1806.080252018-06-21physics.ins-det

An Ultra-high-Speed Waveform Digitizer Prototype Based on Gigabit Ethernet for Plasma Diagnostics

Weigang Yin, Lian Chen, Feng Li, Ge Jin

备注：: 3 pages,6 figures,21st IEEE Real Time Conference

英文摘要：

An ultra-high-speed waveform digitizer prototype based on gigabit Ethernet has been developed. The prototype is designed to read out signals of detectors to realize the accurate measurement of various physical quantities for plasma diagnostics. The prototype includes an ultra-high-speed analog-to-digital converter (ADC) used to realize high speed digitization, a Xilinx Kintex-7 field-programmable gate array (FPGA) used for system configuration and digital signal processing, a DDR3 memory bar for data storage, and a gigabit Ethernet transceiver for interfacing with a computer. The sampling rate of the prototype is up to 5Gsps with 10-b resolution. The features of the prototype are described in detail.

机构、总结、中文摘要均由AI分析而来，可能存在错误，请以论文正文为准。

阅读原文

阅读 PDF ↗

arXiv 页面 ↗HTML 原文 ↗

本文内容

英文摘要相关论文

机构、总结、中文摘要均由AI分析而来，可能存在错误，请以论文正文为准。

继续探索

相关论文

Gigabit Ethernet Daisy-Chain on FPGA for COMET Read-out Electronics

The COMET experiment at J-PARC aims to search for the neutrinoless transition of a muon to an electron. We have developed the readout electronics board called ROESTI for the COMET straw tube tracker. We plan to install the ROESTI in the gas manifold of the detector. The number of vacuum feedthroughs needs to be reduced due to space constraints and cost limitations. In order to decrease the number of vacuum feedthroughs drastically, we developed a network processor with a daisy-chain function of Gigabit Ethernet for the FPGA on the ROESTI. We implemented two SiTCPs, which are hardware-based TCP…

2021-01-15physics.ins-det

LHCb数据采集系统中S-Link到千兆以太网适配器的新帧分割

S-Link to Gigabit Ethernet Adapter New Frame Segmentation for LHCb Data Acquisition System

用于高能物理实验的数据采集和控制系统，例如将在欧洲核子研究中心的大型强子对撞机（LHC）中进行的实验，需要数据格式和传输协议的规范以及高速链路和接口的使用。在这种情况下，一个新的帧分割过程将被提出和讨论，根据数据格式所采用的LHCb的经验，两个标准化系统的互连：S链路和千兆以太网。还将报告拟议机制的传输能力的模拟结果，以及实际实施的指导方针。

2003-04-04physics.ins-det

A synchronous Gigabit Ethernet protocol stack for high-throughput UDP/IP applications

State of the art detector readout electronics require high-throughput data acquisition (DAQ) systems. In many applications, e. g. for medical imaging, the front-end electronics are set up as separate modules in a distributed DAQ. A standardized interface between the modules and a central data unit is essential. The requirements on such an interface are varied, but demand almost always a high throughput of data. Beyond this challenge, a Gigabit Ethernet interface is predestined for the broad requirements of Systems-on-a-Chip (SoC) up to large-scale DAQ systems. We have implemented an embedded p…

2015-11-23physics.ins-det

Development of a new high-speed data acquisition system prototype for SOI pixel detector using SiTCP-XG, a 10-gigabit Ethernet network processor

We are developing a new readout board with a newer generation field-programmable gate array (FPGA) and the 10-gigabit ethernet to improve the performance and usability of the current readout board based on the 1-gigabit Ethernet. In this new readout board, the SiTCP-XG network processor supporting 10-gigabit Ethernet was implemented. SiTCP is a network processor circuit running on FPGA, and SiTCP-XG is the newly developed version of the SiTCP that supports 10-gigabit Ethernet. Before developing the new board, we constructed a prototype system using the Xilinx FPGA evaluation board KC705 to eva…

2022-07-09hep-exphysics.ins-det

迈向可靠的千兆网络-Spring-8网络的升级

Toward a Reliable Gigabit Network - an Upgrade of the Spring-8 Network

SPring-8控制网络在过去几年中保持了加速器的高可靠性运行，并表现出良好的性能。为了应对由于更快的数据采集和设备数据的增加而导致的网络负载的增加，在过去几年中已经安装了网络硬件。升级后的网络用混合FDDI/千兆以太网和第3层交换机取代了原来的FDDI骨干网和交换机。为了保证系统的充分冗余和带宽，有必要在FDDI中保持双环拓扑结构，在千兆以太网中引入链路聚合技术。本文将讨论千兆以太网的网络性能，包括它的延迟和冗余。我们还讨论了网络的未来计划，包括千兆以太网的服务质量。

2001-11-09physics.acc-phphysics.ins-det

MicroTCA implementation of synchronous Ethernet-Based DAQ systems for large scale experiments

Large LAr TPCs are among the most powerful detectors to address open problems in particle and astro-particle physics, such as CP violation in leptonic sector, neutrino properties and their astrophysical implications, proton decay search etc. The scale of such detector implies severe constraints on their readout and DAQ system. In this article we describe a data acquisition scheme for this new generation of large detectors. The main challenge is to propose a scalable and easy to use solution able to manage a large number of channels at the lowest cost. It is interesting to note that these const…

2009-06-12physics.ins-det

更多相关论文收起更多论文

BaBar事件构建和3级触发场升级

The BaBar Event Building and Level-3 Trigger Farm Upgrade

BaBar实验是斯坦福直线加速器中心PEP-II B工厂设施的粒子探测器。在2002年夏季关闭期间，BaBar Event Building和Level-3触发器农场从60台Sun Ultra-5机器和100 MBit/s以太网升级到50台双CPU 1.4GHz Pentium-III系统和千兆以太网。结合对源端千兆以太网的升级和主要特征提取软件的加速，这将BaBar事件生成器和L3滤波器的性能推高到当前背景水平的5.5kHz，几乎是原始设计速率2kHz的三倍。对于我们的特定应用程序，新农场提供的CPU能力是旧系统的8.5倍。

2003-05-30physics.ins-det

Prototype of Front-end Electronics for PandaX-4ton Experiment

At the China Jinping Underground Laboratory, the Particle AND Astrophysical Xenon phase IV (PandaX-4ton) in planning is a dark matter direct detection experiment with dual-phase xenon detector as an upgrade of the second phase of the experiment, PandaX-II. In this paper, the prototype of the front-end electronics of PandaX-4ton is presented. The front-end electronics consist of the high-gain preamplifier cards and the eight-channel digitizers with 14-bit resolution and 1 GSps sampling rate for waveform digitization. The clock synchronization circuit within the digitizer is well-designed to ali…

2018-06-24eess.SPphysics.ins-det

Preliminary Design of Integrated Digitizer Base for Photomultiplier Tube

In many physical experiments and applications with photomultiplier tubes (PMTs), high-speed pulse digitalization is used extensively. The current pulse from a PMT has a rising time of several to a hundred nanoseconds. The current pulse shape can be used to obtain the pulse energy and discriminate between different particles. The conventional readout system with a PMT uses the discrete or integrated pulse-shaping circuits and analogue-to-digital converter boards which are based on the NIM or VME system to implement the data acquisition function. In many applications, such as security instrument…

2018-06-23hep-exphysics.ins-det

Optimization of multi-gigabit transceivers for high speed data communication links in HEP Experiments

The scheme of the data acquisition (DAQ) architecture in High Energy Physics (HEP) experiments consist of data transport from the front-end electronics (FEE) of the online detectors to the readout units (RU), which perform online processing of the data, and then to the data storage for offline analysis. With major upgrades of the Large Hadron Collider (LHC) experiments at CERN, the data transmission rates in the DAQ systems are expected to reach a few TB/sec within the next few years. These high rates are normally associated with the increase in the high-frequency losses, which lead to distort…

2019-01-09hep-exphysics.ins-det

Prototype of Pulse Digitizer and Readout Electronics for CDEX-10 in CJPL

The CDEX (China Dark matter Experiment) is currently in the stage to upgrade to approximately 10 kg HPGe (High Purity Germanium) detectors (CDEX-10) in CJPL (China Jinping Underground Laboratory) and aims to detect the WIMP (Weakly Interacting Massive Particles). Six analog signals and one inhibited signal are outputted from preamplifier by one HPGe detector (~1 kg) of CDEX-10. The analog signals are conditioned with two 6-us and one 12-us shaping amplifiers, and three timing amplifiers respectively. The inhibited signal is used for trigger. The analog signals from shaping and timing amplifier…

2019-12-04hep-exphysics.ins-det

Development of high-speed X-ray imaging system for SOI pixel detector

We are now developing new X-ray imaging system by using Silicon-On-Insulator (SOI) Pixel Detectors. The SOI detector is a monolithic radiation imaging detector based on a 0.2um FD-SOI CMOS process. Special additional process steps are also developed to create fully depleted sensing region of 50~500um thick. SOI detector has up to mega pixels, so development of high speed Data Acquisition (DAQ) system is very important in conducting experiments. We have developed readout board named SEABAS2 (Soi EvAluation BoArd with Sitcp 2) for SOI detector. The SEABAS2 board has 16 channels of 65 MSPS ADCs, …

2018-03-26physics.ins-det

A Design of FPGA Based Small Animal PET Real Time Digital Signal Processing and Correction Logic

Small animal Positron Emission Tomography (PET) is dedicated to small animal imaging. Animals used in experiments, such as rats and monkeys, are often much smaller than human bodies, which requires higher position and energy precision of the PET imaging system. Besides, Flexibility, high efficiency are also the major demands of a practical PET system. These requires a high-quality analog front-end and a digital signal processing logic with high efficiency and compatibility of multiple data processing modes. The digital signal processing logic of the small animal PET system presented in this pa…

2018-06-24eess.SPphysics.ins-det