arXivDaily arXiv每日学术速递 周一至周五更新
arXiv 1502.01872cs.CR
收藏

ECC在C54xx系列低成本数字信号处理器上的综合高效实现

Comprehensive Efficient Implementations of ECC on C54xx Family of Low-cost Digital Signal Processors

Yasir Malik

摘要:

智能设备中的资源约束要求允许低功耗和低存储器消耗的高效密码系统。这导致了相对高效的椭圆曲线密码(ECC)的流行。在本文之前,大部分ECC都是在可重新配置的硬件上实现的,即FPGA,这是昂贵的,并且不适合作为低成本解决方案。我们提出了全面而有效的实现椭圆曲线密码体制的定点TMS54xx系列数字信号处理器(DSP)。160-位素字段GF(p)ECC在宽范围的坐标选择上实现。本文还实现了窗口重编码技术,以提供更好的执行时间。通过循环展开和避免数据依赖,使编程中的停顿最小化。在坐标实现中,完全标量乘法在50毫秒内实现,对于加窗重编码方法,其进一步减少到25毫秒。这是迄今为止定点低功耗数字信号处理器最著名的结果。

英文摘要:

Resource constraints in smart devices demand an efficient cryptosystem that allows for low power and memory consumption. This has led to popularity of comparatively efficient Elliptic curve cryptog-raphy (ECC). Prior to this paper, much of ECC is implemented on re-configurable hardware i.e. FPGAs, which are costly and unfavorable as low-cost solutions. We present comprehensive yet efficient implementations of ECC on fixed-point TMS54xx series of digital signal processors (DSP). 160-bit prime field GF(p) ECC is implemented over a wide range of coordinate choices. This paper also implements windowed recoding technique to provide better execution times. Stalls in the programming are mini-mized by utilization of loop unrolling and by avoiding data dependence. Complete scalar multiplication is achieved within 50 msec in coordinate implementations, which is further reduced till 25 msec for windowed-recoding method. These are the best known results for fixed-point low power digital signal processor to date.

机构、总结、中文摘要均由AI分析而来,可能存在错误,请以论文正文为准。

↑