arXivDaily arXiv每日学术速递 周一至周五更新
arXiv 1404.6743cs.SE
收藏

系统集成测试的形式化方法

A Formal Approach to System Integration Testing

Susanne Kandl, Martin Elshuber

摘要:

系统集成测试是通过逐步集成子组件来测试系统的过程。通常,这些子组件已经过验证,以保证其正确的功能行为。通过将这些经过验证的子组件集成到整个系统中,可能会出现紧急行为,即通过子组件的组装而进化的行为。对于系统集成测试,必须验证整个系统的正确功能行为以及子组件在其系统环境中的正常功能。在这项工作中,我们提出了一种基于形式化验证的系统集成测试方法的思想。系统组件在SystemC中建模。在第一步中,正式验证这些组件。然后建立了整个系统的模型。在第二步中,正式验证该系统模型。这种方法的新颖性是由两个方面:第一,到目前为止,SystemC模型的可用验证框架更多的是一个概念的证明,而不是真正适用于真正的工业案例研究。其次,虽然形式化验证技术是软件和硬件验证的常用技术,但到目前为止,它们只被边缘化地考虑用于系统集成测试。

英文摘要:

System integration testing is the process of testing a system by the stepwise integration of sub-components. Usually these sub-components are already verified to guarantee their correct functional behavior. By integration of these verified subcomponents into the overall system, emergent behavior may occur, i.e. behavior that evolves by the assembling of the subcomponents. For system integration testing, both, the correct functional behavior of the overall system, and, the proper functioning of the sub-components in their system environment, have to be verified. In this work we present the idea of an approach for system integration testing based on formal verification. The system components are modeled in SystemC. In a first step these components are formally verified. Then a model of the overall system is built. In a second step this system model is formally verified. The novelty of this approach is given by two aspects: First, up to now the available verification frameworks for SystemC-models are more a proof of concept than really applicable to real industrial case studies. Secondly, although formal verification techniques are a common technique for the verification of software and hardware, by now they have only marginally considered for system integration testing.

机构、总结、中文摘要均由AI分析而来,可能存在错误,请以论文正文为准。

↑